ABSTRACT Scaling down effects on conduction and low frequency noise characteristics are investigated in a set of p-type polycrystalline silicon thin-film transistors (poly-Si TFTs) with fixed channel width (W=8 μm) and different channel lengths (L=2, 4, 8, 12, and 20 μm). First, short channel effects on threshold voltage, field effect mobility, and sub-threshold swing are examined, while the presence of contact may induce to the degradation of field effect mobility in the short channel devices. Subsequently, the drain current noise power spectral densities are measured at varied effective gate voltages and drain currents. The slopes of normalized noise against effective gate voltage are varied from −1.1 to −2 with decreasing channel length, which indicates that poly-Si TFTs varied from bulk dominated devices to interface dominated devices. Based on N-μ model, the flat-band voltage noise spectral density and coulomb scattering coefficient are extracted. Therefore, measured normalized noises are simulated by considering of contact resistance. Finally, short channel effects on some noise parameters (such as Hooge's parameter, etc.) are studied and discussed.
I. INTRODUCTION
As switching devices and peripheral circuits, lowtemperature polycrystalline silicon (poly-Si) thin film transistors (TFTs) have been widely used in high-performance active-matrix flat panel displays [1] , [2] . To obtain a low-temperature manufacture process and high-performance TFTs, excimer laser annealing (ELA) is proposed for achieving high-quality poly-Si layer [3] . However, this lowtemperature process may induce to nonuniform and high source/drain parasitic contact resistances, which are caused by low dopant activation efficiency [3] .
Low frequency noise (LFN) is essential for analog applications [4] , [5] and it always sets the lower limit of the signal level which can be detected and processed in the following circuits [6] . In addition, the LFN may up-convert to high frequencies which is a considerable contributor to phase noise, and then adversely affecting the operation of poly-Si TFTs in analog and RF applications [5] , [7] . The low frequency noises in poly-Si TFTs have been measured and analyzed by many groups [8] - [12] . According to localized states in the grain boundary [13] , [14] , the noise levels in poly-Si TFTs are higher than those observed in crystalline silicon MOSFETs.
In order to integrate of both switching elements and driving circuits on the same substrate, the channel length of poly-Si TFTs should be reduced from typical values of L=10 μm to L=1 − 2μm, or less [15] . Therefore, short channel effects in scaled down poly-Si TFTs may play a significant role and it should be controlled for proper operation of these devices [15] , [16] . Up till now, the effect of channel length on I-V curves and conduction parameters has been examined. However, the dependence of LFN on channel length of poly-Si TFTs has less been reported [17] . Therefore, it is helpful to study the variation of LFN with decreasing channel length.
In this paper, scaling down behaviors of poly-Si TFTs are studied with channel lengths down to 2 μm. Firstly, the electrical parameters are extracted and the degradations in device conduction performance due to contact resistances are discussed. Secondly, low frequency noise are measured in these devices. The variation of the dominant mechanism of low frequency noise with decreasing channel length is subsequently discussed. In the last, the effects of channel length on noise parameters (such as Hooge's parameter, flatband voltage noise power spectral density) are extracted and examined.
II. DEVICE TECHNOLOGY AND EXPERIMENTAL DETAILS
The devices used in this work are p-type poly-Si TFTs with top-gate structure. Firstly, the a-Si thin film was crystallized to poly-Si thin film by ELA process. Then, the poly-Si layer was patterned into active islands by use of wet etch, followed by a 50-nm-thick SiO 2 deposition using LPCVD. This lowtemperature oxide (LTO) was used as the gate dielectric. Subsequently, a 300-nm thick Al was deposited by sputtering and patterned as the gate electrode. Self-aligned source and drain regions were implanted with boron at a dose of 4 × 10 15 /cm 2 and an energy of 20 keV. A 500-nm thick SiO 2 was deposited by LPCVD as the passivation layer before the contact holes were defined. A 700-nm thick Al-1% Si was sputtered and patterned as the metal leads. Finally, the devices were sintered in forming gas for 30 min at 420 • C. The channel width (W) is about 8 μm and the channel lengths (L) are varied from 2 μm to 20 μm. The grain size of the poly-Si in this study is about 30-40 nm estimated from Scherrer equation. Thus, the devices with long channel length have more grain boundaries in the active channel as compared to those with short channel length.
The I-V measurements were performed by use of a Keysight B1500 and Cascade probe station (Summit 12000). Low frequency noises were measured by use of a Keysight E4727A LFN analyzer, which includes a dynamic signal analyzer, filters and amplifiers [4] .
III. CONDUCTION CHARACTERISTICS
The transfer characteristics of p-type poly-Si TFTs with varied channel lengths are plotted in Fig. 1 . The conduction parameters (threshold voltage, field effect mobility and subthreshold swing) are listed in Table 1 , which are extracted at V ds = 0.1 V. As shown in Table 1 , a little variation of threshold voltage (V th ) with decreasing channel length was observed in these devices. It implies carrier diffusion effects from doped source/drain to the channel can be neglected in our devices, which always induce the variation of threshold voltage in the short channel devices [18] , [19] . Moreover, the extracted sub-threshold swing (SS) values from transfer curves keep the range of 0.3-0.35 V/dec, which suggests that the localized states existed in the Si/SiO 2 interface are very similar in the poly-Si TFTs with different channel lengths.
The degradation of extracted field effect mobility is caused by the presence of parasitic source/drain (S/D) contact resistances in series to the channel resistance [3] , [20] . In the long channel poly-Si TFTs, channel resistance (R channel ) is much greater than the S/D contact resistance (R sd ), and the field effect mobility is less dependent on the contact resistance. However, with decreasing channel length, the electrical performance of poly-Si TFTs would be seriously affected by contact resistance and the field effect mobility would be degraded significantly [3] .
To examine the effect of parasitic resistance on conduction and noise performance, the contact resistance was extracted by the transmission line method [21] , as shown in Fig. 2(a) . When V ds = 0.1V, the extracted contact resistance is about 4.32 k at V gs − V th = −4V and is about 2.62 k at V gs − V th = −8V. Extracted contact resistance exhibits slightly V gs − V th dependence, which can be expressed by [22] , [23] 
In this work, R sd0 is about 38.65 k and β is about 1.57. 
IV. LOW FREQUENCY NOISE CHARACTERISTICS
To examine the dependence of low frequency noise on channel length, the typical low frequency noise characteristics are plotted in Fig. 3 , evaluated at different gate voltages in the poly-Si TFTs with W/L=8 μm/20 μm. The drain current noise power spectrum densities (S ID ) clearly show a pure 1/f-type spectrum. This phenomenon suggests that the trap density is uniform in depth from the Si/SiO 2 interface to the interior of the gate oxide [24] .
To determine the origin of low frequency noise, there are two principal mechanisms: carrier number fluctuation ( N) theory and mobility fluctuation ( μ) theory. In the classic N theory (McWhorter model), the drain current fluctuation are induced by the fluctuations of interfacial charges, which are related to the trapping and de-trapping processes of free carriers into localized states in the grain boundary and border traps in the gate oxide. Thus, the normalized drain current noises (S ID /I 2 ds ) can be expressed by [4] , [14] 
where C ox is the gate oxide capacitance per unit area, K * is a fitting parameter which considering the carrier tunneling process between the channel and gate oxide traps [14] . In the opposite of N theory, Hooge suggested the 1/f noise may arises from noise in lattice scattering, which in turn causes random mobility fluctuation [25] , [26] . According to Hooges empirical μ relationship, S ID /I 2 ds can be expressed by [14] , [26] 
where α H is Hooges empirical parameter and strongly dependent on the technology and material. N tot is the total number of free charge carriers in the channel. According to Eq. (2) and (3), the normalized current noise has the power law dependence with the effective gate voltage (V gs −V th ). The normalized current noises versus V gs −V th are shown in the Fig. 4 , and the extracted power law coefficients are in the range of −1 and −2. In the long channel devices, the slopes of log(S ID /I 2 ds ) − log(V gs − V th ) are close to −1 which are expected to be dominated by μ theory. However, the slopes in short channel devices are close to −2 which are expected to be dominated by N theory.
As shown in Fig. 4 , the reduction of channel length may lead to a modification of the slope of S ID /I 2 ds against V gs −V th from −1 to −2. These phenomena may be caused by the variation of the origin of flicker noise [4] , [14] , [27] . The presence of bulk defects in the grain boundary is essential in long channel devices, and it may push the bulk effect noise to be the predominant origin of the whole noise. However, in the short channel devices, the quality of Si/SiO 2 interface is crucial, and the carrier number fluctuation induced by trapping/detrapping of free carriers becomes more important [4] , [14] , [27] . Thus, poly-Si TFTs may be varied from bulk dominated devices to interface dominated devices with decreasing channel length. Moreover, the improvement of crystal quality in the short channel devices may also be an occasion of this phenomenon [27] . The above findings may result in the modification of the law followed by S ID /I 2 ds against V gs − V th with decreasing channel length.
As plotted in Fig. 4 , the slopes of S ID /I 2 ds against V gs − V th are in the range of -1 and -2. Therefore, these phenomena can be modeled and described by use of the VOLUME 7, 2019 205 carrier number with correlated mobility fluctuations ( N-μ) model [14] , [28] , [29] . According to N-μ model, the fluctuation of interfacial charges may lead to a supplementary change of the mobility which induces an extra drain current fluctuation. Thus, the drain current noise can be evaluated as [14] , [28] , [29] 
where g m is the device transconductance, α c is a fitting parameter which may relate to the coulomb scattering. A high value of α c means more sensitivity of the mobility to the insulator charge [4] , [28] . For a pure N model, α c ≈ 0. S vfb is the flat-band voltage noise power spectral density which can be calculated by [29] 
where λ is the tunneling attenuation coefficient, which is about 0.1 nm for SiO 2 . N t is the trap density near the SiO 2 /Si interface.
In the linear region, the gate voltage noise spectral density (S vg ) can be expressed by [28] , [30] 
In order to find the value of α c and S vfb in the Eq. (4), the extra mobility fluctuations due to the change in the scattering rate induced by the interface charge fluctuations are examined according to Eq. (6). changes linearly with V gs − V th , thus S vg has a parabolic dependence on the gate voltage which varying superlinearly with V gs − V th . This behavior can be attributed to Hooge's equation. However, the plateau of noise in the weak inversion can be due to trapping noise model. To take account these two effects, N-μ model may be most appropriate to explain the above phenomena [30] . Based on Eq. (6) and Fig. 5 , the S vfb values can be extracted, as shown in the Table 1 . The value of S vfb approximately linear increases with decreasing channel length, which is conform to the prediction of Eq. (5).
In addition, the variation slopes of S vg with the gate voltage are dependent on the channel length and channel width [28] , [30] . Thus, the variation rate may increase as the channel length is decreased. Similar behaviors are also reported in MOSFETs [28] , [30] and IZO TFTs [4] .
According to Eq. (6), the scattering parameters α c can be extracted from the slopes of S The normalized drain current noises versus drain current are shown in Fig. 6 . Based on N-μ model, the measured noises in the linear region can be simulated, and in good agreement with the simulating results by use of the above extracted parameters, as shown by dash lines in Fig. 6 . However, under higher drain current intensities, discrepancies occur between measured results and fitting results. This phenomenon is the result of the contribution of the contact resistance.
As reported, both of the channel and contact may contribute to low frequency noise. Thus, the total noise is the total of the channel noise and contact noise [22] , [23] , [31] . The measured noises are dominated by the channel under low current intensities and dominated by the contact under high current intensities. By considering contact resistance, the noise can be calculated by [22] , [23] , [31] 
here S Rsd /R 2 sd is the normalized noise power spectral density of the contact resistance. Based on Eq. (7), the measured noise can be approximated under high current intensities, as shown by solid lines in Fig. 6 .
As shown in Table 1 , S Rsd /R 2 sd may decrease linearly with the decreasing channel length. Under high current intensities, contact may play a key role and its related noise can be calculated by an empirical model [23] , [28] 
Thus, the scaling of S Rsd /R 2 sd with channel length is consistent with Eq. (7). Similar results have also been reported in OTFTs [23] and ITZO TFTs [22] . As reported [32] , the 206 VOLUME 7, 2019 contact resistance noise may also contribute to the total resistance noise which cannot be neglected in the TFTs with longer channel lengths (100 μm or more longer).
To evaluate the quality of these devices, α H can be calculated from measured noises in the above threshold region. Based on Eq. (3), α H can be expressed by
As shown in Fig. 7 , the extracted α H keeps nearly a constant in the long channel poly-Si TFTs, which indicate the noises are dominated by the mobility fluctuation mechanism. However, the extracted α H decreases with increasing V gs − V th in the short channel devices, which indicates the noises are dominated by the number fluctuation mechanism. These phenomena are consistent with the above analysis and discussions. Moreover, the inaccuracy of the extracted V th may result in an increment of α H under low V gs − V th .
The average α H are about 4.99 × 10 −2 , 7.74 × 10 −2 , 10.64 × 10 −2 ,8.42 × 10 −2 and 14.64 × 10 −2 respectively. With the decrement of channel length, the flicker noise may be more dependent on the quality of the Si/SiO 2 interface and the S/D contact. It may results in the increment of α H with the decrement of channel length. The average α H can be further decreased by the improved of fabrication processes.
As reported in the BSIM3 noise model [14] , [33] , with a small V ds , the measured noise in the linear region can be approximated by following Hooge's theory [34] , [35] 
here, NOIB is a noise fitting parameter, which can be calculated by NOIB = qα H /KT. 
V. CONCLUSION
The scaling down effects on conduction and low frequency noise characteristics in the poly-Si TFTs are examined. The dependence of threshold voltage, sub-threshold swing and field effect on channel length is investigated. The presence VOLUME 7, 2019 207 of parasitic S/D contact resistances may induce the degradation of extracted field effect mobility. In addition, measured low frequency noises show a pure 1/f type spectrum. The measured results indicate that flicker noises are dominated by the mobility fluctuation mechanism in the long channel devices, which are dominated by the number fluctuation mechanism in the short channel devices. By use of N − μ model, some noise parameters (S vfb , α c ) are extracted and then the measured noises are simulated. Finally, the variations of α H and S ID /μ 2 eff with the effective gate voltages are discussed.
